3 * Universal Host Controller Interface
\r
12 // === CONSTANTS ===
\r
13 #define MAX_CONTROLLERS 4
\r
14 #define NUM_TDs 1024
\r
16 // === PROTOTYPES ===
\r
17 int UHCI_Initialise();
\r
18 void UHCI_Cleanup();
\r
19 int UHCI_IOCtl(tVFS_Node *node, int id, void *data);
\r
20 int UHCI_Int_InitHost(tUHCI_Controller *Host);
\r
23 //Uint gaFrameList[1024];
\r
24 tUHCI_TD gaUHCI_TDPool[NUM_TDs];
\r
25 tUHCI_Controller gUHCI_Controllers[MAX_CONTROLLERS];
\r
29 * \fn int UHCI_Initialise()
\r
30 * \brief Called to initialise the UHCI Driver
\r
32 int UHCI_Initialise()
\r
39 // Enumerate PCI Bus, getting a maximum of `MAX_CONTROLLERS` devices
\r
40 while( (id = PCI_GetDeviceByClass(0x0C03, 0xFFFF, id)) >= 0 && i < MAX_CONTROLLERS )
\r
42 // NOTE: Check "protocol" from PCI?
\r
44 gUHCI_Controllers[i].PciId = id;
\r
45 // Assign a port range (BAR4, Reserve 32 ports)
\r
46 //base = PCI_AssignPort( id, 4, 0x20 );
\r
47 gUHCI_Controllers[i].IOBase = PCI_GetBAR4(id);
\r
48 gUHCI_Controllers[i].IRQNum = PCI_GetIRQ(id);
\r
50 Log("[USB ] Controller PCI #%i: IO Base = 0x%x, IRQ %i",
\r
51 id, gUHCI_Controllers[i].IOBase, gUHCI_Controllers[i].IRQNum);
\r
54 ret = UHCI_Int_InitHost(&gUHCI_Controllers[i]);
\r
63 if(i == MAX_CONTROLLERS) {
\r
64 Warning("[UHCI ] Over "EXPAND_STR(MAX_CONTROLLERS)" UHCI controllers detected, ignoring rest");
\r
71 * \fn void UHCI_Cleanup()
\r
72 * \brief Called just before module is unloaded
\r
79 * \brief Sends a packet to a device endpoint
\r
81 int UHCI_SendPacket(int ControllerId, int Length)
\r
83 //tUHCI_TD *td = UHCI_AllocateTD();
\r
87 // === INTERNAL FUNCTIONS ===
\r
89 * \fn int UHCI_Int_InitHost(tUCHI_Controller *Host)
\r
90 * \brief Initialises a UHCI host controller
\r
91 * \param Host Pointer - Host to initialise
\r
93 int UHCI_Int_InitHost(tUHCI_Controller *Host)
\r
95 ENTER("pHost", Host);
\r
97 outw( Host->IOBase + USBCMD, 4 ); // GRESET
\r
98 // TODO: Wait for at least 10ms
\r
99 outw( Host->IOBase + USBCMD, 0 ); // GRESET
\r
101 // Allocate Frame List
\r
102 Host->FrameList = (void *) MM_AllocDMA(1, 32, &Host->PhysFrameList); // 1 Page, 32-bit
\r
103 if( !Host->FrameList ) {
\r
104 Log_Warning("UHCI", "Unable to allocate frame list, aborting");
\r
108 LOG("Allocated frame list 0x%x (0x%x)", Host->FrameList, Host->PhysFrameList);
\r
109 memsetd( Host->FrameList, 1, 1024 ); // Clear List (Disabling all entries)
\r
111 //! \todo Properly fill frame list
\r
113 // Set frame length to 1 ms
\r
114 outb( Host->IOBase + SOFMOD, 64 );
\r
116 // Set Frame List Address
\r
117 outd( Host->IOBase + FLBASEADD, Host->PhysFrameList );
\r
119 // Set Frame Number
\r
120 outw( Host->IOBase + FRNUM, 0 );
\r
122 // Enable Interrupts
\r
123 //PCI_WriteWord( Host->PciId, 0xC0, 0x2000 );
\r