Initial Commit (steal code from https://github.com/jop-devel/jop)
[ipdf/vfpu.git] / src / readme.txt
1 The Compilation order is:
2
3 fpupack.vhd
4 pre_norm_addsub.vhd
5 addsub_28.vhd
6 post_norm_addsub.vhd
7 pre_norm_mul.vhd
8 mul_24.vhd
9 vcom serial_mul.vhd
10 post_norm_mul.vhd
11 pre_norm_div.vhd
12 serial_div.vhd
13 post_norm_div.vhd
14 pre_norm_sqrt.vhd
15 sqrt.vhd
16 post_norm_sqrt.vhd
17 comppack.vhd
18 fpu.vhd
19
20 ***For simulation ****
21 To run the simulation read readme.txt in folder test_bench.

UCC git Repository :: git.ucc.asn.au